0x1949 Team - FAZEMRX - MANAGER

Edit File: Kconfig

# SPDX-License-Identifier: GPL-2.0-only # # Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com) # config ARC def_bool y select ARC_TIMERS select ARCH_HAS_CACHE_LINE_SIZE select ARCH_HAS_DEBUG_VM_PGTABLE select ARCH_HAS_DMA_PREP_COHERENT select ARCH_HAS_PTE_SPECIAL select ARCH_HAS_SETUP_DMA_OPS select ARCH_HAS_SYNC_DMA_FOR_CPU select ARCH_HAS_SYNC_DMA_FOR_DEVICE select ARCH_SUPPORTS_ATOMIC_RMW if ARC_HAS_LLSC select ARCH_32BIT_OFF_T select BUILDTIME_TABLE_SORT select CLONE_BACKWARDS select COMMON_CLK select DMA_DIRECT_REMAP select GENERIC_ATOMIC64 if !ISA_ARCV2 || !(ARC_HAS_LL64 && ARC_HAS_LLSC) select GENERIC_FIND_FIRST_BIT # for now, we don't need GENERIC_IRQ_PROBE, CONFIG_GENERIC_IRQ_CHIP select GENERIC_IRQ_SHOW select GENERIC_PCI_IOMAP select GENERIC_PENDING_IRQ if SMP select GENERIC_SCHED_CLOCK select GENERIC_SMP_IDLE_THREAD select HAVE_ARCH_KGDB select HAVE_ARCH_TRACEHOOK select HAVE_ARCH_TRANSPARENT_HUGEPAGE if ARC_MMU_V4 select HAVE_DEBUG_STACKOVERFLOW select HAVE_DEBUG_KMEMLEAK select HAVE_FUTEX_CMPXCHG if FUTEX select HAVE_IOREMAP_PROT select HAVE_KERNEL_GZIP select HAVE_KERNEL_LZMA select HAVE_KPROBES select HAVE_KRETPROBES select HAVE_MOD_ARCH_SPECIFIC select HAVE_PERF_EVENTS select HANDLE_DOMAIN_IRQ select IRQ_DOMAIN select MODULES_USE_ELF_RELA select OF select OF_EARLY_FLATTREE select PCI_SYSCALL if PCI select PERF_USE_VMALLOC if ARC_CACHE_VIPT_ALIASING select HAVE_ARCH_JUMP_LABEL if ISA_ARCV2 && !CPU_ENDIAN_BE32 select SET_FS select TRACE_IRQFLAGS_SUPPORT config LOCKDEP_SUPPORT def_bool y config SCHED_OMIT_FRAME_POINTER def_bool y config GENERIC_CSUM def_bool y config ARCH_FLATMEM_ENABLE def_bool y config MMU def_bool y config NO_IOPORT_MAP def_bool y config GENERIC_CALIBRATE_DELAY def_bool y config GENERIC_HWEIGHT def_bool y config STACKTRACE_SUPPORT def_bool y select STACKTRACE menu "ARC Architecture Configuration" menu "ARC Platform/SoC/Board" source "arch/arc/plat-tb10x/Kconfig" source "arch/arc/plat-axs10x/Kconfig" source "arch/arc/plat-hsdk/Kconfig" endmenu choice prompt "ARC Instruction Set" default ISA_ARCV2 config ISA_ARCOMPACT bool "ARCompact ISA" select CPU_NO_EFFICIENT_FFS help The original ARC ISA of ARC600/700 cores config ISA_ARCV2 bool "ARC ISA v2" select ARC_TIMERS_64BIT help ISA for the Next Generation ARC-HS cores endchoice menu "ARC CPU Configuration" choice prompt "ARC Core" default ARC_CPU_770 if ISA_ARCOMPACT default ARC_CPU_HS if ISA_ARCV2 config ARC_CPU_770 bool "ARC770" depends on ISA_ARCOMPACT select ARC_HAS_SWAPE help Support for ARC770 core introduced with Rel 4.10 (Summer 2011) This core has a bunch of cool new features: -MMU-v3: Variable Page Sz (4k, 8k, 16k), bigger J-TLB (128x4) Shared Address Spaces (for sharing TLB entries in MMU) -Caches: New Prog Model, Region Flush -Insns: endian swap, load-locked/store-conditional, time-stamp-ctr config ARC_CPU_HS bool "ARC-HS" depends on ISA_ARCV2 help Support for ARC HS38x Cores based on ARCv2 ISA The notable features are: - SMP configurations of up to 4 cores with coherency - Optional L2 Cache and IO-Coherency - Revised Interrupt Architecture (multiple priorites, reg banks, auto stack switch, auto regfile save/restore) - MMUv4 (PIPT dcache, Huge Pages) - Instructions for * 64bit load/store: LDD, STD * Hardware assisted divide/remainder: DIV, REM * Function prologue/epilogue: ENTER_S, LEAVE_S * IRQ enable/disable: CLRI, SETI * pop count: FFS, FLS * SETcc, BMSKN, XBFU... endchoice config ARC_TUNE_MCPU string "Override default -mcpu compiler flag" default "" help Override default -mcpu=xxx compiler flag (which is set depending on the ISA version) with the specified value. NOTE: If specified flag isn't supported by current compiler the ISA default value will be used as a fallback. config CPU_BIG_ENDIAN bool "Enable Big Endian Mode" help Build kernel for Big Endian Mode of ARC CPU config SMP bool "Symmetric Multi-Processing" select ARC_MCIP if ISA_ARCV2 help This enables support for systems with more than one CPU. if SMP config NR_CPUS int "Maximum number of CPUs (2-4096)" range 2 4096 default "4" config ARC_SMP_HALT_ON_RESET bool "Enable Halt-on-reset boot mode" help In SMP configuration cores can be configured as Halt-on-reset or they could all start at same time. For Halt-on-reset, non masters are parked until Master kicks them so they can start off at designated entry point. For other case, all jump to common entry point and spin wait for Master's signal. endif #SMP config ARC_MCIP bool "ARConnect Multicore IP (MCIP) Support " depends on ISA_ARCV2 default y if SMP help This IP block enables SMP in ARC-HS38 cores. It provides for cross-core interrupts, multi-core debug hardware semaphores, shared memory,.... menuconfig ARC_CACHE bool "Enable Cache Support" default y if ARC_CACHE config ARC_CACHE_LINE_SHIFT int "Cache Line Length (as power of 2)" range 5 7 default "6" help Starting with ARC700 4.9, Cache line length is configurable, This option specifies "N", with Line-len = 2 power N So line lengths of 32, 64, 128 are specified by 5,6,7, respectively Linux only supports same line lengths for I and D caches. config ARC_HAS_ICACHE bool "Use Instruction Cache" default y config ARC_HAS_DCACHE bool "Use Data Cache" default y config ARC_CACHE_PAGES bool "Per Page Cache Control" default y depends on ARC_HAS_ICACHE || ARC_HAS_DCACHE help This can be used to over-ride the global I/D Cache Enable on a per-page basis (but only for pages accessed via MMU such as Kernel Virtual address or User Virtual Address) TLB entries have a per-page Cache Enable Bit. Note that Global I/D ENABLE + Per Page DISABLE works but corollary Global DISABLE + Per Page ENABLE won't work config ARC_CACHE_VIPT_ALIASING bool "Support VIPT Aliasing D$" depends on ARC_HAS_DCACHE && ISA_ARCOMPACT endif #ARC_CACHE config ARC_HAS_ICCM bool "Use ICCM" help Single Cycle RAMS to store Fast Path Code config ARC_ICCM_SZ int "ICCM Size in KB" default "64" depends on ARC_HAS_ICCM config ARC_HAS_DCCM bool "Use DCCM" help Single Cycle RAMS to store Fast Path Data config ARC_DCCM_SZ int "DCCM Size in KB" default "64" depends on ARC_HAS_DCCM config ARC_DCCM_BASE hex "DCCM map address" default "0xA0000000" depends on ARC_HAS_DCCM choice prompt "MMU Version" default ARC_MMU_V3 if ISA_ARCOMPACT default ARC_MMU_V4 if ISA_ARCV2 config ARC_MMU_V3 bool "MMU v3" depends on ISA_ARCOMPACT help Introduced with ARC700 4.10: New Features Variable Page size (1k-16k), var JTLB size 128 x (2 or 4) Shared Address Spaces (SASID) config ARC_MMU_V4 bool "MMU v4" depends on ISA_ARCV2 endchoice choice prompt "MMU Page Size" default ARC_PAGE_SIZE_8K config ARC_PAGE_SIZE_8K bool "8KB" help Choose between 8k vs 16k config ARC_PAGE_SIZE_16K bool "16KB" config ARC_PAGE_SIZE_4K bool "4KB" depends on ARC_MMU_V3 || ARC_MMU_V4 endchoice choice prompt "MMU Super Page Size" depends on ISA_ARCV2 && TRANSPARENT_HUGEPAGE default ARC_HUGEPAGE_2M config ARC_HUGEPAGE_2M bool "2MB" config ARC_HUGEPAGE_16M bool "16MB" endchoice config PGTABLE_LEVELS int "Number of Page table levels" default 2 config ARC_COMPACT_IRQ_LEVELS depends on ISA_ARCOMPACT bool "Setup Timer IRQ as high Priority" # if SMP, LV2 enabled ONLY if ARC implementation has LV2 re-entrancy depends on !SMP config ARC_FPU_SAVE_RESTORE bool "Enable FPU state persistence across context switch" help ARCompact FPU has internal registers to assist with Double precision Floating Point operations. There are control and stauts registers for floating point exceptions and rounding modes. These are preserved across task context switch when enabled. config ARC_CANT_LLSC def_bool n config ARC_HAS_LLSC bool "Insn: LLOCK/SCOND (efficient atomic ops)" default y depends on !ARC_CANT_LLSC config ARC_HAS_SWAPE bool "Insn: SWAPE (endian-swap)" default y if ISA_ARCV2 config ARC_USE_UNALIGNED_MEM_ACCESS bool "Enable unaligned access in HW" default y select HAVE_EFFICIENT_UNALIGNED_ACCESS help The ARC HS architecture supports unaligned memory access which is disabled by default. Enable unaligned access in hardware and use software to use it config ARC_HAS_LL64 bool "Insn: 64bit LDD/STD" help Enable gcc to generate 64-bit load/store instructions ISA mandates even/odd registers to allow encoding of two dest operands with 2 possible source operands. default y config ARC_HAS_DIV_REM bool "Insn: div, divu, rem, remu" default y config ARC_HAS_ACCL_REGS bool "Reg Pair ACCL:ACCH (FPU and/or MPY > 6 and/or DSP)" default y help Depending on the configuration, CPU can contain accumulator reg-pair (also referred to as r58:r59). These can also be used by gcc as GPR so kernel needs to save/restore per process config ARC_DSP_HANDLED def_bool n config ARC_DSP_SAVE_RESTORE_REGS def_bool n choice prompt "DSP support" default ARC_DSP_NONE help Depending on the configuration, CPU can contain DSP registers (ACC0_GLO, ACC0_GHI, DSP_BFLY0, DSP_CTRL, DSP_FFT_CTRL). Below are options describing how to handle these registers in interrupt entry / exit and in context switch. config ARC_DSP_NONE bool "No DSP extension presence in HW" help No DSP extension presence in HW config ARC_DSP_KERNEL bool "DSP extension in HW, no support for userspace" select ARC_HAS_ACCL_REGS select ARC_DSP_HANDLED help DSP extension presence in HW, no support for DSP-enabled userspace applications. We don't save / restore DSP registers and only do some minimal preparations so userspace won't be able to break kernel config ARC_DSP_USERSPACE bool "Support DSP for userspace apps" select ARC_HAS_ACCL_REGS select ARC_DSP_HANDLED select ARC_DSP_SAVE_RESTORE_REGS help DSP extension presence in HW, support save / restore DSP registers to run DSP-enabled userspace applications config ARC_DSP_AGU_USERSPACE bool "Support DSP with AGU for userspace apps" select ARC_HAS_ACCL_REGS select ARC_DSP_HANDLED select ARC_DSP_SAVE_RESTORE_REGS help DSP and AGU extensions presence in HW, support save / restore DSP and AGU registers to run DSP-enabled userspace applications endchoice config ARC_IRQ_NO_AUTOSAVE bool "Disable hardware autosave regfile on interrupts" default n help On HS cores, taken interrupt auto saves the regfile on stack. This is programmable and can be optionally disabled in which case software INTERRUPT_PROLOGUE/EPILGUE do the needed work config ARC_LPB_DISABLE bool "Disable loop buffer (LPB)" help On HS cores, loop buffer (LPB) is programmable in runtime and can be optionally disabled. endif # ISA_ARCV2 endmenu # "ARC CPU Configuration" config LINUX_LINK_BASE hex "Kernel link address" default "0x80000000" help ARC700 divides the 32 bit phy address space into two equal halves -Lower 2G (0 - 0x7FFF_FFFF ) is user virtual, translated by MMU -Upper 2G (0x8000_0000 onwards) is untranslated, for kernel Typically Linux kernel is linked at the start of untransalted addr, hence the default value of 0x8zs. However some customers have peripherals mapped at this addr, so Linux needs to be scooted a bit. If you don't know what the above means, leave this setting alone. This needs to match memory start address specified in Device Tree config LINUX_RAM_BASE hex "RAM base address" default LINUX_LINK_BASE help By default Linux is linked at base of RAM. However in some special cases (such as HSDK), Linux can't be linked at start of DDR, hence this option. config HIGHMEM bool "High Memory Support" select HAVE_ARCH_PFN_VALID select KMAP_LOCAL help With ARC 2G:2G address split, only upper 2G is directly addressable by kernel. Enable this to potentially allow access to rest of 2G and PAE in future config ARC_HAS_PAE40 bool "Support for the 40-bit Physical Address Extension" depends on ISA_ARCV2 select HIGHMEM select PHYS_ADDR_T_64BIT help Enable access to physical memory beyond 4G, only supported on ARC cores with 40 bit Physical Addressing support config ARC_KVADDR_SIZE int "Kernel Virtual Address Space size (MB)" range 0 512 default "256" help The kernel address space is carved out of 256MB of translated address space for catering to vmalloc, modules, pkmap, fixmap. This however may not suffice vmalloc requirements of a 4K CPU EZChip system. So allow this to be stretched to 512 MB (by extending into the reserved kernel-user gutter) config ARC_CURR_IN_REG bool "Dedicate Register r25 for current_task pointer" default y help This reserved Register R25 to point to Current Task in kernel mode. This saves memory access for each such access config ARC_EMUL_UNALIGNED bool "Emulate unaligned memory access (userspace only)" select SYSCTL_ARCH_UNALIGN_NO_WARN select SYSCTL_ARCH_UNALIGN_ALLOW depends on ISA_ARCOMPACT help This enables misaligned 16 & 32 bit memory access from user space. Use ONLY-IF-ABS-NECESSARY as it will be very slow and also can hide potential bugs in code config HZ int "Timer Frequency" default 100 config ARC_METAWARE_HLINK bool "Support for Metaware debugger assisted Host access" help This options allows a Linux userland apps to directly access host file system (open/creat/read/write etc) with help from Metaware Debugger. This can come in handy for Linux-host communication when there is no real usable peripheral such as EMAC. menuconfig ARC_DBG bool "ARC debugging" default y if ARC_DBG config ARC_DW2_UNWIND bool "Enable DWARF specific kernel stack unwind" default y select KALLSYMS help Compiles the kernel with DWARF unwind information and can be used to get stack backtraces. If you say Y here the resulting kernel image will be slightly larger but not slower, and it will give very useful debugging information. If you don't debug the kernel, you can say N, but we may not be able to solve problems without frame unwind information config ARC_DBG_JUMP_LABEL bool "Paranoid checks in Static Keys (jump labels) code" depends on JUMP_LABEL default y if STATIC_KEYS_SELFTEST help Enable paranoid checks and self-test of both ARC-specific and generic part of static keys (jump labels) related code. endif config ARC_BUILTIN_DTB_NAME string "Built in DTB" help Set the name of the DTB to embed in the vmlinux binary Leaving it blank selects the minimal "skeleton" dtb endmenu # "ARC Architecture Configuration" config FORCE_MAX_ZONEORDER int "Maximum zone order" default "12" if ARC_HUGEPAGE_16M default "11" source "kernel/power/Kconfig"